REFERENSER

1. J Dean Brock, "Consistent Semantics for a Data Flow Language", Computation Structores Group Memo 1/2, MIT Laboratory for Computer Science, Jan 1979.

2. V M Glushkov, M B Ignatyev, V A Myasinikov & V A Torgashev, "Recursive machines and computing technology", Information Processing 74, North Holland Publishing Company, 1974.

3. Jack B Dennis, "First version of a data flow procedure language", MIT/LCS/TM-61, MIT Laboratory for Computer Science, 545 Technology Square, Cambridge, Massachusetts 02139, USA, May 1975.

4. Katsuhiko Amikura, A Logic design for cell block of a data-flow processor", MIT/LCS/TM-93, MIT Laboratory for Computer Science, 545 Technology Square, Cambridge, Massachusetts 02139, USA, Dec 1977.

5. A L Davis, "Data driven nets: A maximally concurrent, procedural, parallel process representation for distributed control systems", UUCS-78-108, Department of Computer Science, University of Utah, Salt Lake Ciry, Utah, USA, July 1979.

6. Kung-Song Weng, "Stream-oriented computation in recursive data flow schemas", MIT/LCS/TM-68, Laboratory of Computer Science, MIT, 545 Technology Square, Cambridge, Massachusetts 02139, USA, Oct. 1975.

7. Jarvis D Brock, "Operational semantics of a data flow language", MIT/LCS/TM-120, Laboratory of Computer Science, MIT, 545 Technology Square, Cambridge, Massachusetts 02139, USA, Dec 1978.

8. Ed Ashcroft, "A logical programming language", CS-79-20, Department of Computer Science, University of Waterloo, Waterloo, Ontario, Canada.

9. Ed Ashcroft & Bill Wadge, "Structured LUCID", CS-79-21, Department of computer Science, University of Waterloo, Waterloo, Ontario, Canada, June 1979.

10. William B Ackerman, "Val-a value-oriented algorithmic language Preliminary reference manual", MIT/LCS/TR-218, MIT, Laboratory of Computer Science, 545 Technology Square, Massachusetts 02139, USA, June 1979.

11. William B Ackerman, "A structured memory for data flow computers", MIT/LCS/TR-186, Laboratory of Computer Science, MIT, 545 Technology Square, Massachusetts 02139, USA, Aug 77.

12. William B Ackerman, "A structure Controller for Data Flow Computers", Computation Structures Group Memo 156, Laboratory for Computer Science, MIT, 545 Technology Square, Massachusetts 02139, USA, Jan 1978.

13. David P Misunas, "A Computer Architecture for Data-flow Computation", MIT/LCS/TM-100, Laboratory for Computer Science, MIT, 545 Technology Square, Massachusetts 02139, USA, March 1978.

14. Arvind, "Generalization of Streams in Id", Computation Structures Group Note 40, Laboratory for Computer Science, MIT, 545 Technology Square, Massachusetts 02139, USA, April 1979.

15. Arvind, unpublished material.

16. G J Lipovski, "Architectural features of CASSM: A context addressed segment sequential memory", SIGARCH Newsletter, Vol 6, No 7, pp 31—38, April 1978.

17. Lee A Hollar, "Rotating Memory Processors for the matching of complex textual patterns", SIGARCH Newsletter, Vol 6, No 7, pp 39—43, April 1978.

18. Krishnamurthi Kannan, "The design of a massmemory for a database computer", SIGARCH Newsletter, Vol 6, No 7, pp 44—51.

19. S A Schuster, H B Nguyen, E A Ozkrahan, K C Smith, "RAP. 2 — An associative processor for data bases", SIGARCH Newsletter, Vol 6, No 7, pp 52—59, April 1978.

20. H J Burkle, A Frick, Ch Schlier, "High level language oriented hardware and the post on von Neuman era", SIGARCH Newsletter, Vol 6, No 7, pp 44—51.

21. G Carlstedt, "7503-principles of operation", report no 750305, Hybridlaboratoriet Hylab AB, Karlagatan 1, 416 61 Göteborg, Sverige, Juli 1978.

22. David J de Witt, "DIRECT-A multiprocessor organization for supporting relational database management systems", IEEE Transaction on Computers, Vol C-28, No 6, pp 395—406, June 1979.

23. Jayanta Banerjee, David K Hstao, Krishnamurthi Kannan, "DBC — A database Computer for very large databases", IEEE Transaction on Computers, Vol C-28, No 6, pp 414—429, June 1979.

24. Stanley Y W Su, Le Huu Nguyen, Ahmed Emam, G J Lipovski, "The architectural features and implementation techniques of the multicell CASSM", IEEE Transaction on Computers, Vol C-28, No 6, pp 430—445, June 1978.

25. Stewart A Schuster, H B Nguyen, Esen A Ozkarahan, Kenneth C Smith, "RAP. 2 — An associative processor for databases and its applications", IEEE Transaction on Computers, Vol C-28, No 6, pp 446—458, June 1978.

26. Werner E Kluge, "Data file management in shift-register memories", ACM Transaction on Database Systems, Vol 3, No 2, pp 159—177, June 1978.

27. Stanley Y W Su, "Cellular-Logic Devices: Concepts and applications", Computer, Vol 12, No 3, pp 11—25, March 1979.

28. Diane C P Smith, John Miles Smith, "Relational Database Machines", Computer, Vol 12, No 3, pp 28—38, March 1979.

29. Lee A Hollaar, "Text retrieval computers", Computer, Vol 12, No 3, pp 40—50, March 1979.

30. Douglas S Kerr, "Database machines with large content-addressable blocks and structural information processors", Computer, Vol 12, No 3, pp 64—79, March 1979.

31. H Chang, A Nigam, "Major-minor loop chips adapted for associative search in relational data base", IEEE Transaction on Magnetics, Vol MAG-14, No 6, pp 1123—1128, Nov 1978.

32. Louis Pouzin, Hubert Zimmermann, "A tutorial on protocols", Proceedings of the IEEE, Vol 66, No 11, pp 1346—1370, Nov 1978.

33. F P Corr, D H Neal, "SNA and emerging international standards", IBM Systems Journal, Vol 18, No 2, pp 244—262, 1979.

34. David P Misunas, "Workshop on data flow computer and program organization, Transcrip", Computer Architecture News, Vol 6, No 4, pp 6—22, Oct 1977.

35. Kenneth J Thurber, "Associative and Parallel Processors", ACM Computing Surveys, Vol 7, No 4, pp 215—255, Dec 1975.

36. S S Yau, H S Fung, "Associative processor architecture — A Survey", ACM Computing Surveys, Vol 9, No 1, pp 3—27, March 1977.

37. Philip H Enslow, "Multiprocessor organization — A Survey", ACM Computing Surveys, Vol 9, No 1, pp 103—129, March 1977.

38. G F Casaglia, "Distributed Computing Systems: A biased review", Euromicro Newsletter, Vol 2, No 4, pp 5—42, Oct 1976.

39. Per Brinch Hansen, "Multiprocessor architectures for concurrent programs", Computer architecture news, Vol 7, No 4, pp 4—23, Dec 1978.

40. Edward P Farell, Noordin Ghani, Philip C Treleaven, "A Concurrent computer architecture and ring based implementation", SIGARCH Newsletter, Vol 7, No 6, pp 1—11, April 1979.

41. Yachan Chu, "Direct-execution computer architecture", Computer Architecture News, Vol 6, No 5, pp 18—23, Dec 1977.

42. K J Berkling, "Reduction languages for reduction machines", SIGARCH Newsletter, Vol 3, No 4, pp 133—140, Dec 1974.

43. J Backus, "Reduction Languages and variable-free programming", San Jose, California, USA, IBM Research report RJ 1010, April 7, 1972.

44. Yachan Chu, "High-level language computer architecture", Academic Press 1975.

45. Elliot I Organic, "Computer system organization: The B5700/B6700 Series", Academic Press, 1973.

46. Richard Peebles, Eric Manning, "System Architecture for distributed data management", Computer, Vol 11, No 1, pp 40—46, Jan 1978.

47. "Pascal engine", The Micro Engine Co.

48. "PDP11 04-34-45-55 processor handbook", Digital Equipment Corp.

49. P Brinch Hansen, "Multiprocessor architecture for concurrent programs", SIGARCH News, Vol 7, No 14, pp 4—23, Dec 1978.

50. "HP 3200C, MPE/3000 Operating System refrence manual", Hewlett-Packard Co., 11000 Wolfe Road, Cupertino, California 95014, USA.

51. Richard H Eckhouse Jr, "Issues in distributed processing — An overview of two workshops", Computer, Vol 11, No 1, pp 22—26, Jan 1978.

52. R J Swan, S H Fuller, D P Sieworek, "Cm★ — a modular multimicroprocessor", AFIPS Conf proc, Vol 40, p 637, 1977 NCC.

53. E Douglas Jensen, "The Honeywell experimental distributed processor — An overview", Computer, Vol 11, No 1, pp 28—37, Jan 1978.

54. "Computer interfacting accessories", Digital Equipment Corp.

55. Kells A Elmquist, Howard Fullmer, David C Gustavson, George Morrow, "Standard specification for S-100 bus interface devices", Computer, Vol 12, No 7, pp 28—52, July 1979.

56. "VERSAbus, Preliminary specification", Motorola

57. MIL-STD-1553B.

58. "IEEE Standard digital interface for programmable instrumentation", ANSI/IEEE Std 488-1978, IEEE Inc, 345 East 47th Street, New York, New York 10017, USA.

59. Gunnar Carlstedt, "Bussprocessor för oktadseriell överföring", Rapp. nr 780330-1, Hybridlaboratoriet Hylab AB, Karlagatan 1, 416 61 Göteborg.

60. E W Davis, "STARAN parallel processor software" in AFIPS Conf proc, Vol 43, pp 16—22, 1974.